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Abstract
This paper proposes a method to objectively determine the most suit-
able analogue redesign method for forward type converters under digital
voltage mode control. Particular emphasis is placed on determining the
method which allows the highest phase margin at the particular switching
and crossover frequencies chosen by the designer. It is shown that at high
crossover frequencies with respect to switching frequency, controllers de-
signed using backward integration have the largest phase margin; whereas
at low crossover frequencies with respect to switching frequency, con-
trollers designed using bilinear integration have the largest phase margins.
An algorithm has been developed to determine the frequency of the cross-
ing point. An accurate model of the power stage is used for simulation
and experimental results from a Buck converter are collected. The per-
formance of the digital controllers is compared to that of the equivalent
analogue controller both in simulation and experiment. Excellent corre-
lation between the simulation and experimental results is presented. This
work gives a concrete example to aid academics and engineers to choose
a discretisation method with confidence.
Nomenclature
s Laplace operator
z z transform variable
T Sampling period (in seconds)
∗∗Corresponding author. Email: k.s.cave-ayland@pgr.reading.ac.uk
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fc Crossover frequency (in Hz)
ω Angular frequency (in rad/s)
Kc Analogue controller gain
Kd Digital controller gain
Vi Input voltage (in V)
Vo Output voltage (in V)
Vr Ramp voltage (in V)
L Inductance (in H)
C Capacitance (in F)
RL Load Resistance (in Ω)
Resr Capacitor ESR (in Ω)
fs Switching frequency (in Hz)
φ Phase margin (in ◦)
td Calculation delay (in seconds)
fo Frequency of interest (in Hz)
Rdcr DC resistance of inductor (in Ω)
D Duty
Rxts Secondary transformer winding resistance (in Ω)
Rxtp Primary transformer winding resistance (in Ω)
Rsw1 Primary switch resistance (in Ω)
Rsw2 Secondary switch resistance, if used (in Ω)
Vsw1 Voltage drop across switch 1 (in V)
Vd Voltage drop across diode or secondary switch (in V)
n Transformer turns ratio
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1 Introduction
Analogue controllers for forward type switched mode power supplies under volt-
age mode control are typically designed such that the loop frequency response
has a crossover frequency of between one twentieth and one tenth of the switch-
ing frequency. The crossover frequency and phase margin are related to the
settling time and overshoot respectively [1]. The higher the crossover frequency
relative to the switching frequency, the faster the settling time of the output
voltage. The larger the phase margin the smaller the overshoot. Digital con-
trollers are subject to phase erosion due to the inherent sampling, calculation,
and reconstruction delays. Because of this phase erosion a small change in the
crossover frequency can have a large detrimental effect on the phase margin,
therefore the crossover frequency is commonly restricted to one twentieth of the
switching frequency. It is desirable both to increase the crossover frequency and
to have a high phase margin for stability and so that the transient response of
the digitally controlled system is closer to the transient response of the analogue
system.
Analogue redesign and direct digital design control strategies have been used
in academia for power supply controller design for many years [2, 3, 4, 5] and
have well known relative strengths and weaknesses [6, 7, 8, 9]. The traditional
heuristic method of designing analogue controllers lends itself to analogue re-
design as the tried and tested stability criteria can be applied. A range of direct
digital design methods exist [10, 11, 12, 13, 14, 15] however as the resulting
controllers cannot be related back to the stability criteria so easily this paper
concentrates on the methods that could be most easily adopted in industry.
Analogue redesign can utilise the same analogue design methods in the fre-
quency domain that have had 30 years of field trials [7, 13]. The same tried and
tested stability analysis can be applied and this familiarity gives power engineers
confidence in the design of the digital controller by analogue redesign.
Some limited studies have been presented comparing different analogue re-
design methods for application to power electronics controllers and it is unusual
to find a frequency domain comparison of the analogue redesign methods in
the literature. A statement of which discretisation methods may be suitable
for both Proportional-Integral (PI) and Proportional-Integral-Differential (PID)
controller structures is given in [16] but this is not justified either analytically
or experimentally. Some comparative simulationations for the PI and PID con-
trollers are presented in [17, 18] although [17] does not compare the results to
those of the analogue controller and neither of these papers give experimental
results to verify the simulations. More recently a comparison of the analogue
redesign methods has been made for two resonant controllers [19]; this research
presents a comparison of the simulated frequency responses for the different dis-
cretisation methods and shows that no one discretisation method is favourable
for all controllers. Not all discretisation methods are suitable for controller dis-
cretisation; Zero Order Hold (ZOH) effects are normally accounted for within
the power stage rather than the controller [1]. In the case of [19], the use of the
ZOH methods affects the validity of some of the conclusions.
3
Because of the lack of comprehensive comparisons for the different controller
structures, most designers use an approximation method without any consider-
ation of which would be most suitable to meet the performance and robustness
specifications [15, 20, 21, 22]. Voltage mode forward-type converters are almost
universally controlled using the type-III controller [23] so the work presented
here serves to objectively determine which of the analogue redesign methods
are most suitable for application to the type-III controller. The sensitivity of
the phase margin with respect to the crossover frequency and discretisation
method is investigated. A procedure is given that identifies the most suitable
discretisation method. This work will allow designers to confidently choose
the analogue redesign method which yields the greater phase margin for their
application. To clearly demonstrate the process, a 6.6W voltage mode Buck
converter is used as a design example throughout the work. The performance of
the digital controllers is compared to that of the equivalent analogue controller
both in simulation and experiment. An accurate model of the power stage using
measured component values gives excellent correlation between simulated and
experimental results.
The process of designing a digitally controlled power supply is described in
section 2 and followed to introduce the design example in section 3; this design
example is used throughout the paper to perform comparisons and analysis of
the analogue redesign methods. A comparison of the analogue redesign methods
in the frequency domain is made in simulation in section 4. The effects of
varying the crossover frequency on the phase margin is simulated in section 5
and includes a procedure to determine the analogue redesign method that will
yield the greatest phase margin for a designer’s component values, crossover
frequency and switching frequency. Finally, detailed experimental results are
given, including loop frequency response measurements, in order to verify the
simulations in section 6.
2 Digital Power Supply Design
Under digital control a small change in the open loop crossover frequency can
have a large detrimental effect on the phase margin so it is prudent to model
the power stage accurately. The nominal model [24] has been expanded to
include the following parasitic components; capacitor ESR, Resr, inductor DC
resistance, Rdcr, switch resistances, Rsw1 and Rsw2, voltage drop across switch
1, Vsw1 = 0V, voltage drop across the diode if using a diode or switch 2 if not
using a diode, Vd. For forward-type converters under voltage mode control the
power stage, derived from first principles, has the general transfer function 1.
Note that for non-isolated converters the transformer turns ratio, n, is 1, the
primary and secondary transformer winding resistances, Rxtp and Rxts are 0,
and that for converters using a single switch, the resistance of the second switch,
Rsw2, is 0.
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G(s) =
Vi
Vr
(1 + sCResr)
( sωLC )
2 + sQωLC + 1
(1)
where
ωLC =
1√
LC(1 + ResrRL )
R1 = Rxts +Rsw2 R2 = Rxtp +Rsw1 +Rsw2
Q =
1
ωLC
L
RL
+ C(Resr + (1 +
Resr
RL
)(Rdcr +D(R1 +R2n2)))
D =
Vo + Vd + (
Vo
RL
)(Rdcr +Rsw2)
n(Vi − Vsw1)
For simulation purposes the power stage must be converted to a discrete-
time transfer function. As the power stage of the digitally controlled converter
is a standard sandwiched plant , as described in [1], it is logical to find the ZOH
equivalent of the continuous time power stage 2.
G(z) =
(
z − 1
z
)
Z
{
G(s)
s
}
(2)
The ZOH equivalent accounts for the delay in the sampling and reconstruc-
tion process and an additional term can be added to account for the calculation
delay. The calculation delay is defined as the delay between the sampling in-
stant and the instant when the new control value is applied; it is commonly
assumed to be one switching period. Applying 2 to the power stage transfer
function results in 3.
G(z) = nVi · z−td ·(
z[1 + γe−αT sin(βT )− e−αT cos(βT )]
z2 − z(2e−αT cos(βT )) + e−2αT
+
e−2αT − γeαT sin(βT )− e−αT cos(βT )
z2 − z(2e−αT cos(βT )) + e−2αT
) (3)
where
α = −ωLC
2Q
β =
ωLC
2
√
4−
(
1
Q2
)
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Table 1: Analogue to digital transforms
Discretisation Method Transform
Forward integration s→ z − 1T
Backward integration s→ z − 1Tz
Bilinear integration s→ 2(z − 1)
T (z + 1)
γ =
1
β
(CResrω
2
LC − α)
The analogue type-III controller 4 is used for voltage mode control of forward-
type converters.
C(s) =
Kc(
s
ωz1
+ 1)( sωz2 + 1)
s( sωp1 + 1)(
s
ωp2
+ 1)
(4)
The poles and zeros are normally positioned using the traditional heuristic
method [24] and the gain is calculated to achieve the desired loop crossover
frequency. This analogue controller transforms to the digital controller 5 where
the a and b coefficients vary depending on the discretisation method used.
C(z) =
Kd(a0z
3 + a1z
2 + a2z + a3)
(b0z3 + b1z2 + b2z + b3)
(5)
The next step is to apply an analogue redesign method. The best known
methods are forward integration, backward integration, bilinear integration, and
pole-zero matching [1]. Table 1 shows all of the above transforms apart from
pole-zero matching. To apply the desired transform all instances of s are re-
placed by their z equivalent. Pole-zero matching is applied using the fact that
z = e−sT . Further information is available in [1].
This process can be followed for any forward type converter under voltage
mode control. In order to analyse and perform comparisons of the analogue
redesign methods an example converter is required. The next section introduces
an design example than will be used throughout the paper for this purpose.
3 Example Buck Converter
3.1 Power Stage
The process in section 2 will be applied to an example Buck converter which will
be used throughout the rest of the paper to investigate the performance of the
analogue redesign methods at various crossover frequencies. The corresponding
physical converter will be used to obtain experimental results. The 6.6W Buck
6
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Figure 1: Comparison of measured and simulated analogue power stages (mea-
sured using Omecron Lab Bode 100)
converter has the following measured characteristics; capacitance, C = 500µF,
inductance, L = 15µH, load resistance, RL = 1.82Ω, Resr = 45mΩ, Rdcr =
16.5mΩ, Rsw1 = 0.3Ω and Vsw1 = 0V. The parasitics were measured using an
Omeron Lab Bode 100 network analyser. The reference voltage, Vref , was set
to 2.55V and the nominal characteristics of the diode were obtained from the
datasheet, Vd = 0.6V. As the Buck converter is asynchronous and non-isolated
Rxts = 0, Rxtp = 0, and n = 1, and the resistance of switch 2, Rsw2, is 0.
Substituting these values into the general power stage transfer function results
in 6. To obtain the discrete-time power stage transfer function 7, the ramp
voltage, Vr, is normalised to 1V and the ZOH equivalent is calculated.
G(s) =
12
Vr
1.216× 108(1 + 2.000× 10−5s)
s2 + 9529s+ 1.216× 108 (6)
G(z) = 12z−td
0.013z − 0.010
z2 − 1.951z + 0.954 (7)
Figure 1 shows that the simulated power stage model and the measured
power stage are effectively superimposed up to 30kHz (three twentieths of the
switching frequency). The inaccuracy of the model at these high frequencies
will not affect the system design or simulation of any stability margins. The
power stage model 1 is, therefore, validated.
3.2 Analogue Controller
For a complete comparison the discrete time controllers will be compared to an
analogue controller. Analogue control is achieved using the TI UC3825 Pulse
7
Width Modulation (PWM) controller and Vr was measured as 4.5V. Given
the switching frequency the switching period is calculated as 5µs. The desired
crossover frequency for the compensated system is 10kHz, 1/20th of the switch-
ing frequency. The poles and zeros of the controller are positioned using the
traditional heuristic method [24] and the analogue controller gain, Kc, is cal-
culated to achieve the desired loop crossover frequency. The component values
required to realise this were modified using those from the E24 resistor series
and standard capacitor values. This resulted in the following analogue con-
troller which, when simulated with the Buck power stage, results in a crossover
frequency of 7.57kHz with a phase margin of 73.4◦.
C(s) =
12788( s6667 + 1)(
s
14368 + 1)
s( s51111 + 1)(
s
625000 + 1)
(8)
To obtain the controller that is to be used for the digital controller design
9, the designed analogue controller 8 can simply be multiplied by the ramp
voltage of the analogue PWM controller, in this case 4.5V. This accounts for
the normalised value of Vr used in the discrete-time power stage.
C(s) =
2841( s6667 + 1)(
s
14368 + 1)
s( s51111 + 1)(
s
625000 + 1)
(9)
This controller can now be transformed to the z-domain using each of the
methods in table 2 and the simulated loop transfer functions will be compared.
4 Comparison of Digital Buck Loop Frequency
Responses With Different Discretisation Meth-
ods
The analogue controller designed to be discretised 9 was transformed to the
z-domain using each of the discretisation methods in table 1; the resulting con-
trollers are shown in table 2. Each of the digital controllers in this table shows
a slightly different structure and will therefore have a different frequency re-
sponse. It is unusual to find a frequency domain comparison of the analogue
redesign methods in the literature so this section simulates the loop frequency
responses when the power stage of the design example is combined with each of
the controllers and compares the results to determine the suitability of each of
the methods.
Upon closer inspection of the forward integration controller, a pole is located
outside the unit circle resulting in an unstable closed loop system. The forward
integration controller will, therefore, no longer be considered and will not be
simulated. The remaining controllers described in table 2 were first combined
with the discrete-time Buck power stage 7 to obtain the loop transfer functions.
The frequency responses of the loop transfer functions were simulated using
MATLAB 2012a and v9.3 of the control system toolbox. Figure 2 shows a
8
Table 2: Discrete time type-III controllers
Discretisation Method Discrete Controller
Forward integration C(z) = 4.737z
2 − 8.976z + 4.250
z3 + 0.381z2 − 2.963z + 1.582
Backward integration C(z) = 1.013z
2 − 1.926z + 0.915
z3 − 2.039z2 − 1.232z − 0.193
Bilinear integration C(z) = 0.863z
3 − 0.775z2 − 0.861z + 0.777
z3 − 1.554z2 + 0.384z + 0.170
Pole-Zero matching C(z) = 1.349z
2 − 2.560z + 1.214
z3 − 1.818z2 + 0.853z − 0.034
−60
−40
−20
0
20
40
60
M
ag
ni
tu
de
 (d
B)
101 102 103 104 105
−540
−450
−360
−270
−180
−90
0
Frequency (Hz)
Ph
as
e 
(de
g)
 
 
Continuous
Backward
Bilinear
Pole−Zero
Figure 2: Comparison of loop frequency responses with discretised controllers
comparison of the loop transfer function frequency responses and table 3 gives a
summary of the simulated characteristics. The largest deviation, 90Hz, from the
analogue crossover frequency is introduced by the backward integration method
and the most phase erosion, 30.4◦, is introduced by the pole-zero matching
method. The bilinear integration method produces the closest phase margin
to that of the analogue controller, and by inspection of the Bode diagram, the
analogue mangitude locus is most closely followed by the pole-zero matching
method.
The phase erosion introduced by discretising the controller using the pole-
zero matching method is the largest of the three methods at all frequencies
above the resonant frequency. These results suggest that the pole-zero matching
method is the least suitable analogue redesign method for the type-III controller
and hence it would be better to use either the backward or bilinear integration
methods.
9
Table 3: Comparison of simulated loop frequency responses
Controller Design Method fc (kHz) φ (
◦)
Analogue 7.57 73.4
Backward integration 7.46 50.6
Bilinear integration 7.58 53.0
Pole-Zero matching 7.58 43.0
This section has shown the differences in the frequency response of each
of the discrete time controllers at one crossover frequency as dictated by the
analogue controller, 7.57kHz. Interestingly, in figure 2 there is a point where
the phase responses of the backward and bilinear controllers cross over. This
behaviour suggests that if the designer were to increase the crossover frequency
of the design that the method of preference may change; the subject of the next
section.
5 Sensitivity in the Phase margin to Changes in
Crossover Frequency
The use of the analogue redesign methods results in phase erosion of the loop
frequency response. This section investigates how changing the crossover fre-
quency affects the phase margin of the loop frequency responses.
In order to determine the sensitivity in the phase margin to changes in
crossover frequency, MATLAB was used to calculate s-domain controllers for
crossover frequencies between 1kHz and 30kHz at 1kHz intervals. The switching
frequency remained constant at 200kHz, however this is not a limitation and the
methods discussed can be applied to any forward-type converter at any switching
frequency. Each s-domain controller was converted to the z-domain using the
backward integration and bilinear integration methods and combined with the
discrete-time Buck power stage 7. The frequency responses of the resulting loop
transfer functions were simulated and the phase margins plotted against the
designed crossover frequencies (figure 3). These simulations show the two loci
crossing at 13.3kHz. Note that the location of this crossing point is not the
same as that in figure 2 due to the slight variation in the crossover frequency
once the analogue redesign methods have been applied. The implication of this
result is that if the designer has chosen a crossover frequency below the crossing
point then the bilinear integration method should be used as it produces the
highest phase margin, but if the designer has chosen a crossover frequency above
the crossing point then the backward integration method should be used. This
result is not currently present in the literature but shows that an informed
choice of the analogue redesign method can yield the greatest phase margin for
the designer’s application.
Due to the high order of the discrete time loop transfer functions, it is not
possible to derive a simple formula to calculate the crossing point of the two
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Figure 3: Phase margin against desired crossover frequency for each analogue
redesign method
loci in figure 3. Instead a simple algorithm (algorithm 1) has been developed
to empirically determine the crossing point. This algorithm is applicable to all
forward-type converters at any switching frequency.
When this algorithm is applied to the design example the crossing point is
found to be located at a crossover frequency of 13.3kHz, the same as that shown
in figure 3. So, in the case of this design example, if the crossover frequency is
chosen below 13.3kHz the bilinear integration method yields the highest phase
margin, but if the crossover frequency is chosen above 13.3kHz the backward
integration method yields the highest phase margin.
6 Experimental Results
To verify the results in sections 4 and 5 hardware experiments were carried
out. The analogue controller was implemented using a TI UC3825 high speed
PWM controller IC and the digital controllers were implemented using a TI
TMS320F2808 microcontroller. Loop frequency responses were captured over
the range 10Hz to 100kHz using an Omecron Lab Bode 100 network analyser.
Phase margins and crossover frequencies were obtained by inputting the data
from the network analyser into MATLAB.
Firstly, one by one the loop frequency resposes of the 6.6W Buck converter
with the analogue controller 8 and each of the digital controllers in table 2 were
measured. The comparison of the measured results is shown in figure 4 and
table 4. The simulation results in figure 2 and the experimental results display
similar characteristics at frequencies above the resonant point. The measured
crossover frequencies and phase margins almost perfectly match the simulated
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Algorithm 1 Determine the crossing point
Define switching frequency
Define power stage component values
Generate the forward-type power stage transfer function
Calculate the ZOH equivalent
Generate the analogue controller poles and zeros
Generate a vector of crossover frequencies between the resonant frequency
and fs/2
repeat
for all Crossover frequencies do
Calculate gain of analogue controller
Convert analogue controller to discrete-time using backward and bilinear
integration
Generate discrete-time loop transfer functions
Find phase margin of loop frequency responses
Calculate difference between phase margins
Tabulate the phase margin difference
end for
Locate minimum phase margin difference
if Iteration 6= MaxIterations then
Generate new vector of crossover frequencies over smaller range
end if
until Difference between current and previous minimum phase differences
< 0.01
print Crossover frequency with minimum phase margin difference {This is
the crossing point}
if Designed crossover frequency ≤ crossing point then
print Use bilinear integration
else
print Use backward integration
end if
12
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Figure 4: Experimental loop frequency responses measured with Omecron Lab
Bode 100
Table 4: Comparison of experimental loop frequency responses
Controller Design Method fc (kHz) φ (
◦)
Analogue 7.24 72.5
Backward integration 7.59 51.6
Bilinear integration 7.59 53.8
Pole-Zero matching 7.59 44.1
values; the small deviations are due to various fixed point and quantisation
effects, measurement resolution, and slight variation in modelled time delays. At
frequencies below approximately 100Hz the magnitude plateaus and the phase
rises towards 0◦; these are due to a measurement error caused by the magnitude
of the injected signal at those frequencies being smaller than the analogue to
digital converter quantisation levels.
With a designed crossover frequency of 7.57kHz, the bilinear integration
controller displays the largest phase margin of the three digitally controlled
systems.
Secondly, the effects of varying the crossover frequency were verified at four
crossover frequencies (5, 10, 15 and 20kHz). The backward integration and
bilinear inegration z-domain controller transfer functions were obtained by ap-
plying algorithm 1 at these crossover frequencies. The phase margins of the
loop frequency responses of the Buck converter with the controllers designed
at these four crossover frequencies were measured and are given in table 5.
Figure 5 shows the simulated values overlayed with the experimental values.
At 5 and 10kHz, as expected, the measured phase margin of the system when
using the bilinear integration controller is larger than that when using the back-
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Table 5: Experimental results
Designed Backward Bilinear 1
fc(kHz) φ(
◦) φ(◦)
5.00 54.2 56.8
10.00 46.7 49.9
15.00 37.3 36.1
20.00 24.6 19.2
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Figure 5: Comparison of simulated and experimental phase margins
ward integration controller, however at 15kHz the measured phase margin of
the backward integration controller is larger than that of the bilinear integra-
tion controller. This means that experimentally the crossing point is between
10 and 15 kHz, as shown by the simulation. The experimental results confirm
that at low crossover frequencies the use of the bilinear integration controller
yields the largest phase margin but at high crossover frequencies the use of the
backward integration controller yields the largest phase margin.
Both sets of measured results have displayed excellent correlation with the
simulations.
In the literature, no directly comparable experimental results have been
presented to confirm simulated comparisons of the analogue redesign methods.
The experimental results shown in figure 4 and table 4 confirm the simulation
results that the pole-zero matching method introduces the largest phase erosion
of the analogue redesign methods and is therefore the least suitable method.
Of particular interest is the observation that there is a crossing point where,
when using crossover frequencies below this point, it is preferable to use bilinear
integration to design the controller and, when using crossover frequencies above
this point, it is preferable to use backward integration to design the controller.
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7 Conclusion
This paper shows, both by simulation and experimental results, that the amount
of phase margin erosion varies with the chosen crossover frequency and the
analogue redesign method used. Loop transfer functions for a voltage mode
Buck converter have been simulated and experimentally obtained to show the
relative merits and drawbacks of each method. The forward integration method
results in poles outside the unit circle and, therefore, instability. The pole-zero
matching method consistently results in the largest phase margin erosion of all of
the methods and is therefore also unsuitable. An investigation into the effects
of varying the crossover frequency on the phase margin lead from this initial
comparison; it was observed that at low crossover frequencies the phase margin
obtained by using a bilinear integration method was preferable, but that the
gap between the two methods reduces as the crossover frequency is increased
until the backward integration method becomes preferable. An algorithm has
been developed to determine the crossing point to allow a designer to choose
the method that will maximise the phase margin.
A design example of a 6.6W asynchronous Buck converter was shown in
this paper. If the analaysis presented is repeated for a specific converter at
any switching frequency the best discretisation method for that converter can
be chosen given crossover frequency requirements. The same process can be
applied to any continuous-time controller structure to determine the approxi-
mation method that is most suitable for different controllers.
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